

## P-Channel Enhancement Mode MOSFET

### General Description

The CMSC7341 combines advanced trench MOSFET technology with a low resistance package to provide extremely low RDS(ON). This device is ideal for load switch and battery protection applications.

### Product Summary

BVDSS	RDS(ON)	ID
-40V	27mΩ	-12A


### Applications

- High side in DC - DC Buck Converters
- Notebook battery power management
- Load switch in Notebook

### DFN-8 3.3x3.3 Pin Configuration

### Features

- P-Channel MOSFET
- Low ON-resistance
- Surface Mount Package
- RoHS Compliant



Type	Package	Marking
CMSC7341	DFN-8 3.3*3.3	7341

### Absolute Maximum Ratings (T<sub>A</sub>=25 °C Unless Otherwise Noted)

Symbol	Parameter	Rating	Units
V <sub>DS</sub>	Drain-Source Voltage	-40	V
V <sub>GS</sub>	Gate-Source Voltage	±20	V
I <sub>D</sub>	Continuous Drain Current	-12	A
I <sub>DM</sub>	Pulsed Drain Current	-36	A
EAS	Single Pulse Avalanche Energy <sup>1</sup>	130	mJ
P <sub>D</sub> @T <sub>C</sub> =25°C	Total Power Dissipation	3	W
T <sub>STG</sub>	Storage Temperature Range	-55 to 150	°C
T <sub>J</sub>	Operating Junction Temperature Range	-55 to 150	°C

### Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	---	81	°C/W

Electrical Characteristics ( $T_J=25^\circ\text{C}$  , unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$ , $I_D=-250\mu\text{A}$	-40	---	---	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}}=-10\text{V}$ , $I_D=-20\text{A}$	---	---	27	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}$ , $I_D=-10\text{A}$	---	---	35	
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$ , $I_D = -250\mu\text{A}$	-1	---	-2.5	V
$I_{\text{DSS}}$	Drain-Source Leakage Current	$V_{\text{DS}}=-32\text{V}$ , $V_{\text{GS}}=0\text{V}$	---	---	-1	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$ , $V_{\text{DS}}=0\text{V}$	---	---	$\pm 100$	nA
$Q_g$	Total Gate Charge	$V_{\text{DS}}=-15\text{V}$ , $I_D=-1\text{A}$ $V_{\text{GS}}=-5\text{V}$	---	10	---	$\text{nC}$
$Q_{\text{gs}}$	Gate-Source Charge		---	4	---	
$Q_{\text{gd}}$	Gate-Drain Charge		---	6	---	
$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=-15\text{V}$ , $V_{\text{GEN}}=-10\text{V}$ , $I_D = -1\text{A}$ $R_L=6\Omega$	---	10	---	$\text{ns}$
$T_r$	Rise Time		---	9	---	
$T_{\text{d(off)}}$	Turn-Off Delay Time		---	100	---	
$T_f$	Fall Time		---	51	---	
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=-20\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	---	2000	---	$\text{pF}$
$C_{\text{oss}}$	Output Capacitance		---	245	---	
$C_{\text{rss}}$	Reverse Transfer Capacitance		---	170	---	

## Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{\text{SD}}$	Diode Forward Voltage	$V_{\text{GS}}=0\text{V}$ , $I_{\text{SD}}=-15\text{A}$	---	---	-1.2	V

Notes:

1. The test condition is  $V_{\text{DS}}=-20\text{V}$  ,  $V_{\text{GS}}=-10\text{V}$  ,  $L=1\text{mH}$  ,  $I_D = 16\text{A}$ .

This product has been designed and qualified for the consumer market.  
 Cmos assumes no liability for customers' product design or applications.  
 Cmos reserves the right to improve product design ,functions and reliability without notice.